

CLAIMS

What is claimed is:

1. A method of allocating a trace array from a cache memory, comprising:
dividing said cache memory into a reduced-size cache memory and a trace array;
permitting storage of trace signal data into said trace array; and
permitting retrieval of said trace signal data from said trace array.
2. A method as defined in Claim 1 wherein said reduced-size cache memory is equal in size to said trace array.
3. A method as defined in Claim 1 wherein said reduced-size cache memory is not equal in size to said trace array.
4. A method as defined in Claim 1 wherein said cache memory is 512K bytes in size.
5. A method as defined in Claim 1 wherein at least one of said cache memory and said reduced-size cache memory is organized in eight-way associativities.
6. A method as defined in Claim 1 wherein said cache memory comprises a directory array.
7. A method as defined in Claim 6 wherein said directory array comprises an address field having a spare bit usable in a trace mode to represent a high order bit of a requested address.

1 15. A method as defined in Claim 14, further comprising:
 2 at least one of multiplexing and time-sharing said self-timed interconnect signals
 3 with other signals to be stored in said trace array.

1 16. A storage medium encoded with a machine-readable computer program
 2 code for allocating a trace array from an original cache memory, said storage medium
 3 including instructions for causing a computer to implement a method comprising:
 4 dividing the cache memory into a reduced-size cache memory and a trace array;
 5 permitting storage of trace signal data into said trace array; and
 6 permitting retrieval of said trace signal data from said trace array.

1 17. A computer data signal for allocating a trace array from an original cache
 2 memory, said computer data signal comprising code configured to cause a computer to
 3 implement a method comprising:
 4 dividing the cache memory into a reduced-size cache memory and a trace array;
 5 permitting storage of trace signal data into said trace array; and
 6 permitting retrieval of said trace signal data from said trace array.

1 18. A cache memory comprising:
 2 means for dividing said cache memory into a reduced-size cache memory and a
 3 trace array;
 4 means for permitting storage of trace signal data into said trace array; and
 5 means for permitting retrieval of said trace signal data from said trace array.